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Current interest in spintronics is largely motivated by a belief that spin-based devices (e.g., spin
field-effect transistors) will be faster and consume less power than their electronic counterparts.
Here we show that this is generally untrue. Unless materials with extremely strong spin-orbit
interaction can be developed, the spintronic devices will not measure up to their electronic cousins.
We also show that some recently proposed modifications of the original spin field-effect transistor
concept of Datta and Das [Appl. Phys. Lett. 56, 665 (1990)] actually lead to worse performance
than the original construct. © 2004 American Institute of Physics. [DOI: 10.1063/1.1784042]
A spate of device proposals have appeared over the last
decade articulating spin-based analogs of conventional field-
effect or bipolar junction transistors. The field-effect variety
is motivated by a seminal concept due to Datta and Das,1
who proposed an electronic analog of the electro-optic
modulator. The Datta–Das device consists of a quasi-one-
dimensional semiconductor channel with ferromagnetic
source and drain contacts (Fig. 1). Electrons are injected with
a definite spin orientation from the source, which is then
controllably precessed in the channel with a gate-controlled
Rashba spin-orbit interaction,2 and finally sensed at the
drain. At the drain end, the electron’s transmission probabil-
ity depends on the relative alignment of its spin with the
drain’s (fixed) magnetization. By controlling the angle of
spin precession in the channel with a gate voltage, one can
control the relative spin alignment at the drain end, and
hence control the source-to-drain current. This realizes the
basic “transistor” action. Because of this attribute, the Datta–
Das device came to be known as the Spin Field-Effect Tran-
sistor (SPINFET) even though its original inventors aptly
termed it an analog of the electro-optic modulator (not a
“transistor”).
There are many incarnations of the SPINFET (see, e.g.,
Refs. 3–5). All of them however rely on the basic concept of
modulating the transistor’s source-to-drain current by vary-
ing the Rashba interaction in the channel with a gate voltage.
Therefore, the present analysis is perfectly general and ap-
plies to all of them. We show that in terms of common per-
formance metrics (power dissipation, transconductance,
unity gain frequency, etc.), the performance projections for a
SPINFET are below those for a conventional silicon or GaAs
field-effect transistor.
The following analysis applies to a SPINFET with a
strictly one-dimensional s1Dd channel. The 1D SPINFET is
the ideal device with the best possible performance for two
very important reasons. The first reason was identified in
Ref. 1 itself; one-dimensional carrier confinement eliminates
the angular spread in the electron’s wave vector, which re-
sults in the strongest conductance modulation. In fact, only
in a strictly 1D channel can the “off” conductance of the
device fall to zero resulting in no leakage current in the off
state. This is extremely important to avoid standby power
dissipation if two SPINFETs, one biased in the positive
transconductance region and another in the negative trans-
conductance region, are connected in series to act like a
complementary metal oxide semiconductor field-effect tran-
sistor (CMOS). The present dominance of CMOS in virtually
all electronic circuits is due to the property that there is no
standby power dissipation because the leakage current in a
conventional MOS transistor is virtually zero when it is
turned off. Therefore, at the very outset, it is obvious that
only a 1D SPINFET can have any chance of competing with
present day silicon CMOS devices. The second reason to
prefer a strictly 1D channel is that the major spin relaxation
mechanism in the channel (D’yakonov-Perel’) can be com-
pletely eliminated if transport is single channeled.6 There-
fore, a 1D channel is always optimum.
The maximum conductance of a strictly 1D channel is
2e2 /h. Since the drain current in a ballistic 1D channel will
saturate when the source-to-drain bias VSD becomes equal to
a)Electronic mail: sbandy@vcu.edu FIG. 1. Schematic of a Spin Field-Effect Transistor after Ref. 1.
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EF /e (EF is the Fermi energy in the channel), we have
IDusat = 2eEF/h . s1d
The switching voltage Vth to turn the SPINFET from the
“on” state to the “off” state is the gate voltage required to
precess the spin in the channel through an angle of p radians.
Using the result of Ref. 1, this voltage is
VthuSPINFET < "2p/s2m*Lzd , s2d
where m* is the effective mass of the carrier in the channel,
L is the channel length, and z is a proportionality constant
that describes the gate voltage dependence of the Rashba
coupling constant h. We can theoretically estimate z. Ac-
cording to Refs. 7 and 8,
h =
"2
2m*
Ds2Eg + Dd
EgsEg + Dds3Eg + 2Dd
2pe2Ns
k
, s3d
where e is the electronic charge, Eg is the band gap, D is the
spin-orbit splitting in the valence band, k is the static dielec-
tric constant, and Ns is the surface electron concentration at
the interface of the channel (Ns is related to the interfacial
electric field in the channel inducing a structural inversion
asymmetry and the Rashba effect). From standard MOS
theory, eNs= sk /ddsVG−VTd, where d is the thickness of the
gate insulator, VG is the gate voltage, and VT is the threshold
voltage to induce an inversion layer charge in the channel.
Using this result in Eq. (3), we find that
z =
] h
] VG
=
"2
2m*
Ds2Eg + Dd
EgsEg + Dds3Eg + 2Dd
2pe
d
. s4d
We will assume an InAs channel and use material parameters
from Ref. 9. To compare with experiment,10 we will assume
that d=20 nm. This yields the theoretical value of z=5
310−29 C m. Equation (4) predicts a linear dependence of h
on the gate voltage VG. Experimentally, one finds the same
linear dependence,10 and the experimentally observed value
of z<8310−31 C m.10 The theoretical value is about 60
times larger than the experimental value, indicating that fur-
ther experiments are required.
We will now compare the switching voltage of a 1D
SPINFET with that of a traditional 1D MOSFET. At low
temperatures, the switching voltage of a traditional ideal
MOSFET (the voltage required to deplete the channel of all
carriers) is EF /e. Therefore,
VthuSPINFET
VthuMOSFET
<
"2pe
s2m*LzEFd
. s5d
In order to maintain single subband occupation, we will
assume that EF is less than the energy separation between
subbands, which is about 3 meV in InAs 1D channels.8
Then, the SPINFET will have a lower switching voltage than
a traditional FET only if its channel length L.4.88 mm. In
calculating this, we assumed the theoretical value of z. If we
had assumed the experimental value instead, L has to be
larger than 293 mm!. Therefore, it is obvious that for any
submicron channel length (let alone nanoscale devices), the
SPINFET will have a much higher switching voltage than a
traditional MOSFET. This immediately shows that the SPIN-
FET is not a lower power device. (the dynamic power dissi-
pated during switching a transistor is proportional to the
square of the switching voltage).
It is of course obvious that we can decrease the switch-
ing voltage of a SPINFET by decreasing the gate insulator
thickness d. In Si/SiO2 technology, gate insulator thick-
nesses approaching 1 nm is possible without causing signifi-
cant gate leakage, but that may not be possible in systems
such as AlAs/ InAs (where the lower gap semiconductor is
chosen for strong Rashba coupling) because the barrier
height between the semiconductor and insulator is not nearly
as high. We may be limited to a gate insulator thickness of
5 nm or larger in the AlAs/ InAs system, which still makes
the switching voltage of a submicron SPINFET larger than
that of a submicron MOSFET. Reducing the gate insulator
thickness also has deleterious effects on the unity gain fre-
quency since it increases the gate capacitance [see Eq. (7)
later].
Next, we consider the transconductance of a SPINFET.
This is an important parameter since it determines device
amplification, as well as bandwith or, equivalently, device
speed. The transconductance of the SPINFET is
gm < IDusat/Vth = 2eEFm*Lz/sp2"3d , s6d
where we have assumed that Vth is small enough that EF does
not vary significantly as the gate voltage swings over an
amplitude of Vth. Equation (6) yields gm=6.5310−6L S
(where L is the channel length expressed in microns). It is
actually more meaningful to calculate the transconductance
per unit channel width since in conventional MOSFETs, the
transconductance is proportional to the channel width. For a
1D channel, we will assume that the confinement potential
along the width is parabolic, so that the effective width of the
channel is given by Weff=˛" / s2m*vd.11 Since "v=3 meV,
Weff=22 nm. Therefore, the transconductance per unit chan-
nel width is 295L mS/mm, where, once again, L is ex-
pressed in microns. For submicron channel lengths,
gm,295 mS/mm, which is considerably less than what is
achieved with GaAs high electron mobility transistors.
The unity gain frequency fTłgm /Cg, where Cg is the
gate capacitance given by Cg=ki«0LWeff /d (ki is the relative
dielectric constant of the gate insulator). Accordingly,
fT ł 2eEFm*dz/s2p3ki«0"3Weffd . s7d
We will assume that the gate insulator is AlAs (relative
dielectric constant ki<8.912) and that d=20 nm, as before.
Using these values in Eq. (7), we find that fTł30 GHz. This
is less than what has already been demonstrated for GaAs
MESFETs.13
We will conclude this letter by examining two recently
proposed modified versions of the SPINFET that claimed to
provide better performance than the original proposal of Ref.
1. The first version3 purports to replace a strictly 1D channel,
where only the lowest subband is occupied, with a quasi 1D
channel where two subbands are occupied, in order to pro-
vide better spin control. We find this to be completely coun-
terproductive for many reasons. First, multichanneled trans-
port (where two subbands are occupied) will not eliminate
D’yakonov–Perel’ spin relaxation; that can happen only in
strictly single channeled transport.6 Therefore, a two-
subband device is more vulnerable to spin flip scattering.
Second, the presence of two occupied subbands can result in
spin-mixing effects14 that are harmful for the SPINFET.
Third, multiple gates are required in the proposal of Ref. 3
for conductance modulation, and these gates have to be syn-
chronized precisely in order to turn the device off. This is an
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additional engineering challenge that was not required in the
original proposal of Ref. 1.
Another type of SPINFET that claims to be able to re-
lease the requirement of ballistic transport, which is neces-
sary in the original Datta-Das device has recently been
proposed.4 The idea here is to balance the Rashba
interaction2 with the Dresselhaus interaction15 (using a gate
to tune the Rashba interaction). When they are exactly bal-
anced, the eigenspinors in the channel are f1, ±expsip /4dg
which are spins polarized on the x–y plane subtending an
angle of p /4 with the x or y axis. In the convention of Miller
indices, we call this axis the f1 1 0g axis. Then, by using a
ferromagnetic source contact that is magnetized in the
f1 1 0g direction, one can inject all spins into one of the
eigenstates. Such a spin will traverse the channel without
flipping (unless there are magnetic scatterers) since it is an
eigenstate in the channel. However when the gate voltage is
detuned to unbalance the Rashba and Dresselhaus interac-
tions, the eigenspinors are no longer f1, ±expsip /4dg, but
become wave-vector dependent. Therefore, any nonmagnetic
scatterer (impurity, phonon, etc.) which changes the elec-
tron’s wave vector, can also flip the spin. A spin injected in
the f1 1 0g direction is no longer an eigenstate and will flip
in the channel. The drain is also magnetized in the f1 1 0g
direction, which will not transmit the flipped spin. Therefore,
the device conductance will decrease. This device is “on”
when the gate voltage exactly balances the Rashba and
Dresselhaus interactions, and “off” otherwise.
It is difficult to calculate the off-conductance of this de-
vice since that depends on the frequency and nature of spin
flip scatterings that occur when the Rashba and Dresselhaus
interactions are unbalanced. However, it is obvious that the
off-conductance is not zero. In fact, if the device is long
enough, then a spin arriving at the drain contact is equally
likely to be parallel or antiparallel to the drain’s magnetiza-
tion. Therefore, the minimum value of the off-conductance is
one-half of the on-conductance. Such a device is not suitable
as a transistor in digital applications (since the on- and off-
states are not well separated) and even for analog applica-
tions, the device is less preferable to the original Datta Das
proposal since the transconductance of this device will be
roughly one-half of the transconductance of the Datta–Das
device. Most important, this device has a large leakage cur-
rent during the off-state (approximately one-half of the on-
current). Therefore, such devices will lead to unacceptable
standby power dissipation.
In conclusion, present versions of spin-based field-effect
transistors are not likely to be competitive with their elec-
tronic counterparts. We have also shown that proposed im-
provements over the original Datta–Das device of Ref. 1 are
actually counter-productive. It is therefore unlikely that
present versions of spintronic field effect transistors will play
a significant role in combational digital, analog or mixed
signal circuits. However, they can certainly play a role in
memory, where high gain, high frequency, etc. are not nec-
essary. Spintronic devices may also have better noise margin
since spin does not easily couple to stray electric fields (un-
less the host material has very strong spin-orbit interactions).
It is also possible that spintronics may be able to outpace
electronics in nonconventional applications such as single
spin logic,16–18 spin neurons,19 and using spin in a quantum
dot to encode qubits.20–23
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